Fast underdetermined BSS architecture design methodology for real time applications

Mopuri, Suresh and Reddy, P Sreenivasa and Acharyya, Amit and Naik, Ganesh R (2015) Fast underdetermined BSS architecture design methodology for real time applications. In: 37th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC), 25-29 August 2015, Milan, Italy.

Full text not available from this repository. (Request a copy)


In this paper, we propose a high speed architecture design methodology for the Under-determined Blind Source Separation (UBSS) algorithm using our recently proposed high speed Discrete Hilbert Transform (DHT) targeting real time applications. In UBSS algorithm, unlike the typical BSS, the number of sensors are less than the number of the sources, which is of more interest in the real time applications. The DHT architecture has been implemented based on sub matrix multiplication method to compute M point DHT, which uses N point architecture recursively and where M is an integer multiples of N. The DHT architecture and state of the art architecture are coded in VHDL for 16 bit word length and ASIC implementation is carried out using UMC 90 - nm technology @V DD = 1V and @ 1MHZ clock frequency. The proposed architecture implementation and experimental comparison results show that the DHT design is two times faster than state of the art architecture.

[error in script]
IITH Creators:
IITH CreatorsORCiD
Acharyya, Amit
Item Type: Conference or Workshop Item (Paper)
Subjects: Electrical Engineering
Divisions: Department of Electrical Engineering
Depositing User: Team Library
Date Deposited: 21 Jun 2019 06:47
Last Modified: 21 Jun 2019 06:47
Publisher URL:
Related URLs:

Actions (login required)

View Item View Item
Statistics for RAIITH ePrint 5520 Statistics for this ePrint Item