Novel ASIC Design Flow Using Dynamic Libraries for Reducing Design Time

Sabbavarapu, Srinivas and Basireddy, Karunakar R and Acharyya, Amit (2018) Novel ASIC Design Flow Using Dynamic Libraries for Reducing Design Time. Journal of Low Power Electronics, 14 (2). pp. 337-350. ISSN 1546-1998

Full text not available from this repository. (Request a copy)


This paper presents an Electronic Design Automation (EDA) methodology, capable of complete ASIC design flow. It reduces the Non-Recurring Engineering (NRE) Cost by introducing a novel concept of dynamic technology library (DTL), which stores the layout and physical design information of each block in a design. DTLs are dynamically updated with a verified physical block, whenever a new design (not available in DTL) is synthesized. The key feature of DTL is that it offers reusability of verified physical blocks at different levels of abstraction (registers, functional units, gates etc.) thereby reducing the NRE cost. A depth based search technique is employed that allows partial or full reuse of pre-compiled and optimized design layouts. The proposed tool flow is validated using 16 designs from IWLS2005 benchmark suite, including one 32-bit ALU and a 15 tap FIR filter (widely used as a signal processing element). It is shown that the reusability offered by DTL makes it possible to reduce the design time by more than 90% in comparison to other EDA methodologies.

[error in script]
IITH Creators:
IITH CreatorsORCiD
Acharyya, Amit
Item Type: Article
Uncontrolled Keywords: Dynamic library, Dynamic symbol library, Dynamic tech library, Electronic design automation
Subjects: Electrical Engineering
Divisions: Department of Electrical Engineering
Depositing User: Team Library
Date Deposited: 05 Oct 2018 07:10
Last Modified: 05 Oct 2018 07:10
Publisher URL:
OA policy:
Related URLs:

Actions (login required)

View Item View Item
Statistics for RAIITH ePrint 4466 Statistics for this ePrint Item