DC offset minimisation of three-phase multilevel inverter configuration under fault and DC link voltage unbalance conditions

Airineni, Madhukar Rao and K, Siva Kumar (2018) DC offset minimisation of three-phase multilevel inverter configuration under fault and DC link voltage unbalance conditions. IET Power Electronics, 11 (2). pp. 293-301. ISSN 1755-4535

Full text not available from this repository. (Request a copy)


In recent days, multilevel inverters are quite popular in the photovoltaic system to improve the power quality. One of the popular multilevel inverters for medium power applications is neutral point clamping inverter. However, with the limited number of switching combinations, energy balancing and fault-tolerant operation is a major issue. The absence of energy balance mechanism may lead to unequal charge and discharge patterns in the batteries used in off-grid applications, which in turn results in the un-equal voltage at the batteries terminals. The difference in voltage between the sources can introduce the DC voltage offset at AC output, which causes serious problems when fed to the transformers or inductive loads like the induction motor. To address this problem, a five-level inverter is proposed which is capable of energy balancing between the two DC sources, minimising the DC voltage offset and able to operate in some fault-tolerant conditions. At the same time, this topology uses less number of switches as compared to conventional three-phase five-level inverters. The proposed topology is developed by combining conventional two-level and three-level inverters. The topology is verified by simulation using Matlab Simulink and tested on a laboratory prototype. The control algorithm for prototype is implemented with the help of Xilinx SPARTAN-6 (XC6SLX9) FPGA board.

[error in script]
IITH Creators:
IITH CreatorsORCiD
Item Type: Article
Uncontrolled Keywords: invertors; minimisation; fault tolerance; DC offset minimisation; three-phase multilevel inverter configuration; DC link voltage unbalance conditions; fault conditions; five-level inverter; energy balancing; DC voltage offset; DC sources; fault-tolerant conditions; Xilinx SPARTAN-6 FPGA board; control algorithm; Matlab Simulink; two-level inverters; three-level inverters
Subjects: Electrical Engineering
Divisions: Department of Electrical Engineering
Depositing User: Team Library
Date Deposited: 16 Feb 2018 06:37
Last Modified: 16 Feb 2018 06:37
URI: http://raiith.iith.ac.in/id/eprint/3786
Publisher URL: http://doi.org/10.1049/iet-pel.2017.0128
OA policy: http://www.sherpa.ac.uk/romeo/issn/1755-4535/
Related URLs:

Actions (login required)

View Item View Item
Statistics for RAIITH ePrint 3786 Statistics for this ePrint Item