Optimal Don’t Care Filling for Minimizing Peak Toggles During At-Speed Stuck-At Testing

Trinadh, A Satya and Potluri, Seetal and Ch, Sobhan Babu and Kamakoti, V and Singh, Shiv Govind (2017) Optimal Don’t Care Filling for Minimizing Peak Toggles During At-Speed Stuck-At Testing. Transactions on Design Automation of Electronic Systems, 23 (1). pp. 1-26. ISSN 1084-4309

ACM Transactions on Design Automation of Electronic Systems_23_1_1-26_2017.pdf - Accepted Version

Download (646kB) | Preview


Due to the increase in manufacturing/environmental uncertainties in the nanometer regime, testing digital chips under different operating conditions becomes mandatory. Traditionally, stuck-at tests were applied at slow speed to detect structural defects and transition fault tests were applied at-speed to detect delay defects. Recently, it was shown that certain cell-internal defects can only be detected using at-speed stuck-at testing. Stuck-at test patterns are power hungry, thereby causing excessive voltage droop on the power grid, delaying the test response, and finally leading to false delay failures on the tester. This motivates the need for peak power minimization during at-speed stuck-at testing. In this article, we use input toggle minimization as a means to minimize a circuit’s power dissipation during at-speed stuck-at testing under the Combinational State Preservation scan (CSP-scan) Design-For-Testability (DFT) scheme. For circuits whose test sets are dominated by don’t cares, this article maps the problem of optimal X-filling for peak input toggle minimization to a variant of the interval coloring problem and proposes a Dynamic Programming (DP) algorithm (DP-fill) for the same along with a theoretical proof for its optimality. For circuits whose test sets are not dominated by don’t cares, we propose a max scatter Hamiltonian path algorithm, which ensures that the ordering is done such that the don’t cares are evenly distributed in the final ordering of test cubes, thereby leading to better input toggle savings than DP-fill. The proposed algorithms, when experimented on ITC99 benchmarks, produced peak power savings of up to 48% over the best-known algorithms in literature. We have also pruned the solutions thus obtained using Greedy and Simulated Annealing strategies with iterative 1-bit neighborhood to validate our idea of optimal input toggle minimization as an effective technique for minimizing peak power dissipation during at-speed stuck-at testing.

[error in script]
IITH Creators:
IITH CreatorsORCiD
Singh, Shiv Govindhttp://orcid.org/0000-0001-7319-879X
Item Type: Article
Subjects: Computer science
Electrical Engineering
Divisions: Department of Computer Science & Engineering
Department of Electrical Engineering
Depositing User: Team Library
Date Deposited: 05 Sep 2017 10:41
Last Modified: 16 Jan 2019 08:22
URI: http://raiith.iith.ac.in/id/eprint/3522
Publisher URL: https://doi.org/10.1145/3084684
OA policy: http://www.sherpa.ac.uk/romeo/issn/1084-4309/
Related URLs:

Actions (login required)

View Item View Item
Statistics for RAIITH ePrint 3522 Statistics for this ePrint Item