1.2 mW 2.4 GHz PLL for ZigBee and BLE standard in single-well 0.18 µm CMOS with efficient divider architecture

Purushothama Chary, P and Peerla, Rizwan Shaik and Regulagadda, Sesha Sairam and Naseeb, Mohd Abdul and Acharyya, Amit and P, Rajalakshmi and Mandal, Debashis and Dutta, Asudeb (2015) 1.2 mW 2.4 GHz PLL for ZigBee and BLE standard in single-well 0.18 µm CMOS with efficient divider architecture. In: Asian Pacific Conference on Postgraduate Research In Microelectronics And Electronics (PRIMEASIA), Nov 27-29, 2015, Vasavi Coll Engn, Hyderabad, India.

Full text not available from this repository. (Request a copy)


This paper proposes a novel single-well VCO in PLL architecture targeting ZigBee (ZB) and Bluetooth LE (BLE) band. It employs PMOS based charge recycling technique in Voltage Controlled Oscillator (VCO) and a Current Mode Logic (CML) divider for I-Q generation in single-well CMOS. An efficient, low current, Integer-N, Multi Modulus Divider (MMD) using True Single Phase Clock (TSPC) logic is incorporated in the design to minimize the overall PLL power consumption. The VCO-CML cell gives phase noise of -147 dBc/Hz at 1 MHz offset. PLL consumes 1.2mW of power at 1.2V supply with a settling time less than 45 mu s and core area is 743 m x 416 mu m using UMC 0.18 m CMOS Mixed Mode Technology.

[error in script]
IITH Creators:
IITH CreatorsORCiD
Acharyya, Amithttp://orcid.org/0000-0002-5636-0676
Item Type: Conference or Workshop Item (Paper)
Uncontrolled Keywords: Single well; PLL; LC-VCO; CML; MMD; TSPC; BLE; ZB; Integer -N.(1)
Subjects: Others > Electricity
Divisions: Department of Electrical Engineering
Depositing User: Team Library
Date Deposited: 22 Aug 2016 05:01
Last Modified: 29 Aug 2017 11:02
URI: http://raiith.iith.ac.in/id/eprint/2662
Publisher URL: https://doi.org/10.1109/PrimeAsia.2015.7450462
Related URLs:

Actions (login required)

View Item View Item
Statistics for RAIITH ePrint 2662 Statistics for this ePrint Item