A Novel and Unified Digital IC Design and Automation Methodology with Reduced NRE Cost and Time-To-Market

Reddy, B K and Sabbavarapu, S and Gupta, K and Prabhat, R and Acharyya, Amit and Shafik, R A and Mathew, J (2013) A Novel and Unified Digital IC Design and Automation Methodology with Reduced NRE Cost and Time-To-Market. In: 4th International Symposium on Electronic System Design, ISED 2013, 12-13, December 2013, Singapore; Singapore.

Full text not available from this repository. (Request a copy)


Conventional digital IC computer-aided design (CAD) and automation flow incorporates hierarchical methodology following the Gajski Chart. Such methodology uses separate front end and backend CAD tools in complex and incremental steps, incurring increased design time and higher non-recurring engineering (NRE) costs. In this paper, we propose a novel and unified methodology merging the front end and backend without requiring the front end CAD tool usage. Moreover, the complexity of hierarchical design steps is drastically reduced by mapping the input register-transfer level (RTL) description directly to their corresponding physical designs, derived using the existing CAD tools and stored in pre-computed technology libraries. To reduce the size and storage of these libraries, negation-permutation-negation (NPN) classes have been used throughout. As a result, our proposed methodology offers advantages in terms of significantly reduced NRE costs and time-to-market. To demonstrate these advantages, extensive case studies have been carried out using benchmark circuits. Our experimental results and analysis show that these advantages achieved without limiting our methodology to number of input variables in a function using precomputed technology libraries with 1030 circuits only

[error in script]
IITH Creators:
IITH CreatorsORCiD
Acharyya, Amithttp://orcid.org/0000-0002-5636-0676
Item Type: Conference or Workshop Item (Paper)
Uncontrolled Keywords: And-invert-graph (AIG); Boolean matching; Logic synthesis; Negation-permutation-negation class; Physical design
Subjects: Computer science > Big Data Analytics
Electrical Engineering
Divisions: Department of Computer Science & Engineering
Depositing User: Team Library
Date Deposited: 01 Dec 2014 12:00
Last Modified: 04 Sep 2017 09:56
URI: http://raiith.iith.ac.in/id/eprint/1085
Publisher URL: https://doi.org/10.1109/ISED.2013.14
Related URLs:

Actions (login required)

View Item View Item
Statistics for RAIITH ePrint 1085 Statistics for this ePrint Item