Architecting SOT-RAM Based GPU Register File

Mittal, Sparsh and Bishnoi, Rajendra and Oboril, Fabian and Wang, Haonan et. al. (2017) Architecting SOT-RAM Based GPU Register File. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 3-5 July 2017, Bochum, Germany.

Full text not available from this repository. (Request a copy)

Abstract

With increase in GPU register file (RF) size, its power consumption has also increased. Since RF exists at the highest level in cache hierarchy, designing it with memories with high write latency/energy (e.g., spin transfer torque RAM) can lead to large energy loss. In this paper, we present an spin orbit torque RAM (SOT-RAM) based RF design which provides higher energy efficiency than SRAM and STT-RAM RFs while maintaining performance same as that of SRAM RF. To further improve energy efficiency of SOT-RAM based RF, we propose avoiding redundant bit-writes to RF. Compared to SRAM RF, SOT-RAM RF saves 18.6% energy and by using our technique for avoiding redundant writes, the energy saving can be increased to 44.3%, without harming performance.

[error in script]
IITH Creators:
IITH CreatorsORCiD
Mittal, Sparshhttp://orcid.org/0000-0002-2908-993X
Item Type: Conference or Workshop Item (Paper)
Subjects: Computer science
Divisions: Department of Computer Science & Engineering
Depositing User: Team Library
Date Deposited: 17 May 2019 05:28
Last Modified: 17 May 2019 05:28
URI: http://raiith.iith.ac.in/id/eprint/5215
Publisher URL: http://doi.org/10.1109/ISVLSI.2017.17
Related URLs:

Actions (login required)

View Item View Item
Statistics for RAIITH ePrint 5215 Statistics for this ePrint Item