“Facile approach of enhanced heat mitigation between 3D stacked layers by introducing a sub-micron thick heat spreading materials" , Extended Abstract of the 49th International Con...
Facile approach of enhanced heat mitigation between 3D stacked layers by Introducing a sub-micron thick heat spreading materials

C. Hemanth Kumar, Asisa Kumar Panigrahi, P. Supraja, Nirupam Paul and Shiv Govind Singh

Abstract:
Polder and Van Hove in 1971 forecasted, it is possible to transfer heat between the planer surface by phonon tunneling mechanism, having interlayer separation that is comparable to the phonon wavelength. Towards that, in this work we examined the heat mitigation issues widely prevalent in 3D stacked ICs using finite element analysis. We observed better heat mitigation by using optimized thickness of heat spreader sandwiched between ICs, containing TTTSVs. FEM result shows nearly 15 °C reduction in temperature from 313°C to 298°C of the top most IC in a 3D stack compared with the case without TTTSV and heat spreader in the ILD plane.

Key words:
ILD (Inter layer dielectric), heat spreaders, TTTSV (Thermal through silicon via).

1. Introduction:

The ongoing demand towards electronics, for consumers to get satisfaction with low price and high performance and reliable devices are motiving towards 3D IC. Because of stacking of multiple layers on a single chip area with each IC’s of interconnections spread in ILD’s are biggest huddle for heat trapping in those layers as heat zones we call hot spots in IC’s. this is in an ongoing research, people have done introducing TTTSV’s (i.e. Thermal Through Silicon Vias) is an effective heat conductor from top IC to bottom sink [2], heat spreaders of high thermal conductivity [3] and also followed by TTTSV’s with heat spreaders, introducing peltier element for active cooling, and also using pyroelectric effect [4]. But all these from the fabrication point of view is very difficult to introduce other elements in such a finite area. We need to conduct heat from hot spots to heat sink, if we will introduce the lower thick ~nm’s [1] that leads to high thermal conductivity by phonon tunneling if the width of layer is less than the thermal wavelength of phonons that are transferring to the stacked layers.

2. Modelling Structure:
In order to examine the thermal mitigation, the stacked 3D structure (Fig.1) was simulated using COMSOL. Multiphysics and physics used for FEM simulation as heat conduction in solids with stationary study. The heat sink of 120 µm containing IC-1 followed by 8 µm of ILD-1. Then IC layers of 20 µm each followed by 8 µm ILD layers. In between the device layers and ILD’s we have inserted heat spreader with varying thickness from 2 µm to 100 nm. The dimensions of each layer have taken for FEM simulation as 50 µm×50 µm along with TTTSV diameter of 4.85 µm followed with liner of 0.15 µm as per ITRS roadmap standards. We took the boundary heat source of 1.0W/mm² and observed heat mitigation in stacked layers as discussed in section below.

3. Results and Discussion:
In order to cool down IC layers we need to mitigate it otherwise heat may accumulate and crate hotspot. It can be observed from Fig.2 that at top IC layers heat is very prominent without any TTTSV and heat spreaders. After insertion of heat spreader as CVD diamond having heat conductivity of 2000 W/mK with varying thickness of 2 µm, 200 nm, 100 nm and 150nm. From Fig. 2 one can easily realize that 150 nm thick CVD diamond heat spreader is efficiently mitigating the heat of proposed stacked layers of 3D IC. This might be because of submicron separation between IC layer and ILD which makes this less than the thermal wavelength of phonon transmission [5].
Fig. 2 Heat cooling improvement can be achieved with the insertion of 150nm heat spreader, it particularly will be more with selection of higher thermal conductivity heat spreader material.

Furthermore, in order to confirm the heat mitigation in presence of TTSV. The comparative graph is plotted as shown in below Fig 3.

3. Conclusions
From this work, it is one with facile technique for enhanced heat mitigation in stacked layer of 3D IC, because of submicron layer thickness i.e. 150nm is easy to fabricate and occupancy of minimal volume, here we demonstrated that heat spreader is sandwiched in between both TTSV’s and IC and ILD layers, so it is suggestable at the fabrication point of view we need to bond either homogeneous bonding of spreader layers by depositing on each substrate or heterogeneous bonding of substrate with heat spreader. For both fabrication we need TTSV to be fabricated initially before bonding of layers i.e via middle approach is preferable and then bonded is suggestable.

Acknowledgement:
Authors are grateful for the funding support from DietY, Government of India.

References