A True 1V 1 μW Biomedical Front End with Reconfigurable ADC for Self powered Smarter IoT Healthcare Systems

Conference Paper · July 2015

1 author:

Pravanjan Patra
Indian Institute of Technology Hyderabad

13 PUBLICATIONS 3 CITATIONS

Available from: Pravanjan Patra
Retrieved on: 01 September 2016
A True 1V 1µW Biomedical Front End with Reconfigurable ADC for Self powered Smarter IoT Healthcare Systems

Pravanjan Patra, Kunal Yadav, Jairaj Naik, Ashudeb Dutta
Department of Electrical Engineering, Indian Institute of Technology Hyderabad, India-502205
Email: pravanjanpatra80@gmail.com; kunalyadav2@gmail.com; kr.jairaj.naik@gmail.com; asudeb_dutta@iith.ac.in

Abstract—This work proposes an ultralow power highly linear analog front-end (AFE) with an input dynamic range from 200µVpp to 20mVpp. The system consists of a signal conditioning instrumentation amplifier (IA), two programmable gain amplifiers (PGA), a mixed signal automatic gain control (AGC), two sample and hold (S/H), a 10 bit successive approximation register (SAR) analog to digital converter (ADC), and a Σ∆ modulator with 10 bit effective number of bits (ENOB). A highly linear capacitively-coupled IA is achieved by increasing its feedback factor. Moreover, a transconductance (gm) cancellation technique is proposed for achieving a high common mode rejection ratio (CMRR). The conditioned signal is digitized using a SAR ADC for an input range of 200µVpp to 2mVpp, and, an opamp-shared Σ∆ ADC for an input range of 2mVpp to 20mVpp. The selection between the two ADCs is done by the AGC. The full system is designed using 1V supply in UMC 0.18µm CMOS technology. The AFE (IA and the two PGAs) achieves an overall linearity of more than 12 bits, for an input range of 200µVpp to 2mVpp while consuming 300nW with a bandwidth of 0.05 − 250Hz. The power consumption of the SAR ADC is 40nW while operating at a sampling frequency of 1KHz. The Σ∆ ADC consumes 300nW at a sampling frequency of 32KHz with an OSR of 32. The proposed system is intended to be powered by an energy scavenging circuit without compromising its own performance. The system was successfully tested for an ECG signal obtained from PTB database.

I. INTRODUCTION

The growing demand for a low power, miniature biopotential signal acquisition and digitization system is the motivation for this work. Recent research shows that majority of cardiac diseases are caused due to unhealthy habits e.g. improper diet, meager exercise, etc. A patient-centric healthcare system, emphasizing on prevention of such diseases and continuous monitoring, becomes most relevant in the present scenario. For such a healthcare system a portable, light weight and microscopic devices are in demand. The major bottleneck in the design of these systems is it’s power consumption. The power of the system can be scaled by using a higher transconductance efficiency (gm/ID) of input devices and lower supply voltage for a particular technology node. But the supply voltage cannot be scaled below Vthn + Vthp as switches will not be able to operate [1]. Further utilizing a higher gm/ID of input transistor will result in lower linearity in high gain stages. So a proper optimized value of gm/ID is required for obtaining higher gain, linearity, output swing, while rendering low noise and consuming less power [2].

The bio-potential signal amplitude varies from tens of µV to tens of mV [3][4]. So acquisition system should have a noise level below the minimum signal amplitude for faithful digitization by the subsequent ADCs. The noise of the system is majorly contributed by the IA. Moreover, the flicker noise of IA dominates the overall noise, which in turn degrades the signal to noise plus distortion ratio (SNDR) of the whole system. The flicker noise can be decreased by increasing the width (W) of input transistors (gm) [5] for a particular bias current, which results in increase of parasitic capacitance. The increase in the input referred noise in gain stages with capacitive feedback is inversely proportional to the net input capacitance [6]. To reduce the input referred noise a high input capacitor has to be used which leads to a lower input impedance. The input capacitor should be less than 10pF to have an impedance higher than 5MHz at 50Hz for power line rejection [7]. For a given noise, the higher input amplitudes have a higher SNDR if the gain is low. If higher gain is used for input amplitudes in the range of 5mV − 10mV, the amplifier output becomes nonlinear because the output swing goes out of the linear range and hence degrades the SNDR of the AFE. Hence a trade-off is required between power, noise, linearity and the input impedance. The pseudo resistance also plays a major role in contributing non-linearity. Thus for achieving a high linearity, an output swing of 100mV is generally used [3].

In this paper two channels, one for high amplitude and other for low amplitude signal conditioning are proposed shown in Fig. 1. The multiplexing is done through AGC. Signals above 1mV are digitized using a Σ∆ ADC and signals below 1mV are digitized using SAR ADC. The AGC also controls the two PGA’s as shown in Fig. 1. The IA and PGA are shared among the two channels.

The rest of the paper is organized as follows. Section II describes implementation of individual blocks Section III describes the S/H, SAR and Σ∆ ADC. Section IV shows the
The characteristics of an IA for biomedical signal acquisition are as follows (1) A CMRR of greater than 70dB. (2) An input impedance greater than 5MΩ at 50Hz (3) A high pass filter for removing the baseline wandering. (4) A high pass cutoff frequency lesser than 50mHz [8] (5) The low pass cutoff is given by the UGB of the amplifier and the closed loop gain. In this work, the gain of the IA is chosen to be 10 to process a signal of 10mV as an output swing of 100mV will give a high linearity. The Recycling Folded cascode topology is used in IA [9]. This topology renders a higher gain and $g_m$ compared to the folded cascode topology for same power consumption. The differential gain for RFC is given by (1) and respective common mode gain is given by (2). The common mode gain of RFC with common mode feedback is expressed as in (3). The use of lower gain in IA decreases the CMRR as the differential gain is decreased. So to enhance the CMRR, a $g_m$ cancellation technique is proposed on RFC topology as shown in Fig. 2. The DC current flowing through the transistors M3a/M4a is bypassed through M3c/M4c, which decreases $g_m$. The expression for differential and common mode gain for the proposed amplifier is given in (4) and (5) respectively with CMFB.

$$A_{vCM} = \frac{g_{m1a}(K-1)}{1 + g_{m0} r_0} \ast \frac{g_{m5} r_{o5} (r_{o1a}||r_{o3a})}{|g_{m7} r_{o7} r_{o9}|}$$ (2)

$$A_{vCM-CMFB} = \frac{g_{m1a}(K-1)}{1 + g_{m0} r_0} \ast \frac{1}{g_{mcmfb}}$$ (3)

$$A_{vDM-proposed} = g_{m1a} (\alpha + K + 1) \ast \frac{g_{m5} r_{o5} (r_{o1a}||r_{o3a})}{|g_{m7} r_{o7} r_{o9}|}$$ (4)

$$A_{vCM-CMFBproposed} = \frac{g_{m1a}(\alpha + K - 1)}{1 + g_{m0} r_0} \ast \frac{1}{g_{mcmfb}}$$ (5)

The common mode reduction in bandwidth of IA can be attributed to the introduction of a zero in the closed loop. The location of the zero and poles for common mode feedback is shown in (6).

$$H(s) = \frac{sC_2 [1 + R_1 sC_2 - g_{mcmfb} R_1]}{[1 + R_1 (sC_1 + sC_2)][1 + \frac{g_{mcmfb} R_1}{C_L s^2 C_2} + sC_L z_2]}$$ (6)

where the load capacitor is represented as $C_L$ and $z_2 = R_1 \left|\frac{1}{sC_2}\right|$ (7)

Two PGA’s are used with a unity gain bandwidth higher than lower cutoff frequency to avoid decrease in 3db bandwidth with increase in gain. PGA’s gain is set by the capacitor ratios. The PGA is implemented with RFC for $K = 3$ and $\alpha = 1$. The capacitor values are programmed by AGC for different gains based on the input signal amplitude. The AGC consists of a peak detector and a digital logic which calculates the peak value and accordingly gain is set shown in Fig. 2.

1) Noise Analysis: The noise of the IA is contributed by the modified RFC. The noise in RFC is generated by the flicker noise from M3 and M9 transistors. The noise equation for the RFC is shown in (8). In (8) $\mu_n$ and $\mu_p$ represents mobility of NMOS and PMOS respectively. The noise of proposed architecture is similar to RFC [9]. The major noise contribution is by M1a, M1b, M3a, M3b and M9. The noise contributed by M3b is higher compared to M3a in RFC because of current multiplication. In proposed architecture the noise due to M3b and M3a will reduce by $\alpha$ times but M3c contribution is $(1-\alpha)K$ which adds up to same value. The noise contribution due to M3c can be decreased by decreasing the $g_{m3c}$ and decreasing the load current i.e. current through M9 and M10.

$$V_{f}^2 = \frac{2 * K_p}{(C_{ox} L_{1a} W_{1a} (1 + K) \ast \ast (1 + K^2)} \ast \left[1 + K^2 \ast \frac{K p \mu_p C_{ox p} (L_{3a})^2 (1 + W_{3a} / W_{3b}) + K - 1 (L_{1a})^2}{1 + K} \right]$$ (8)
The total IA input referred noise power expression is shown in (9). The first term is due to the pseudo resistor and the second term is due to the capacitive feedback [6].

\[
V_{in}^2 = \left[ \frac{1}{8C_1R_1} \right]^2 * V_{n_{res}}^2 + \left[ \frac{C_{in} + C_f + C_p}{C_{in}} \right]^2 * V_f^2
\]  

(9)

**B. Sample and Hold, ΣΔ ADC and SAR ADC**

The signal from PGA is passed on to sample and hold amplifier. There are two sample and hold in the proposed system, one for SAR ADC operating at a sampling frequency of 1 KHz, and the other for ΣΔ ADC operating at a sampling frequency of 32 KHz [16]. For a signal swing of 100mV, the 10 bit SAR ADC achieves a 7 bit resolution. For signals of amplitude greater than \(2mV_{pp}\), a conventional discrete time (DT) cascaded integrator feedback (CIFB) modulator with \(2^{nd}\) order noise shaping is chosen with a reference voltage of 400 \(mV_{pp}\). Fig. 4. Owing to the fact that the integrator is the most power hungry block of the SDM, twofold strategy was employed to minimize the ADCs power consumption. The integrator is implemented using the enhanced recyclic folded cascode (ERFC) designed in 1V [10][11]. For DT ΣΔ ADC, the use of transmission gates as switches require higher aspect ratio for particular resistance which results in higher parasitic capacitance. So to drive these switches, switch drivers are required which consumes more power. The above constraint can be avoided by using level shifted clock phases without using transmission gates.

**III. RESULTS**

The performance of proposed AFE is compared in Table I. The linearity for lowest and highest values of input signal to the system can be verified from THD in Table I. The performance of ΣΔ ADC is compared in Table II. The FOM is calculated by the expression (10), which explains the power consumption per sample conversion. The common mode gain is reduced by 20dB for 50Hz and 60Hz line can be verified from Fig. 5. Frequency response of AFE with different gain tuning is plotted in Fig. 6. An ECG signal of amplitude 1mV is fed to the IA and the AGC performance was verified by the output of the PGA as shown in Fig. 7. The resistance plot of the pseudo resistor is given in Fig. 8. The FFT plot of the output of the ADC for input of 20mV_{pp} to AFE is plotted in Fig. 9 for ΣΔ ADC and Fig. 10 for SAR ADC for an input of 0.2mV_{pp}.

**IV. CONCLUSION**

An ultra-Low power biomedical signal acquisition and digitization is presented. The AFE does the work of filtering and amplification with a linearity greater than 12bits. The AGC controls the gain of the PGA such that the input to ADC is 100mV. Each block of AFE is designed for minimum power using \(g_m/I_D\) methodology and hardware sharing and phase level boosting is also implemented to minimize power consumption of ΣΔ ADC. The required performance is achieved with 1µW power.
Fig. 8. Resistance plot of pseudo resistor.

Fig. 9. Full system output power spectrum for a sinewave input of 20mVpp processed by AFE, AGC, Sample and Hold and ΣΔ ADC, respectively.

Fig. 10. Full system output Spectrum for a sine wave input of 0.2mVpp processed by AFE, AGC, Sample and Hold and SAR ADC.

### TABLE I. PERFORMANCE OF THE PROPOSED AFE

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology (μm)</td>
<td>0.18</td>
</tr>
<tr>
<td>Voltage Supply (V)</td>
<td>1</td>
</tr>
<tr>
<td>Midband Gain (dB)</td>
<td>20-60</td>
</tr>
<tr>
<td>Bandwidth (Hz)</td>
<td>0.5-250</td>
</tr>
<tr>
<td>Input Referred Noise</td>
<td>6μVrms for (0.05-250Hz)</td>
</tr>
<tr>
<td>SNR</td>
<td>3.3 dB</td>
</tr>
<tr>
<td>Offset(μV)</td>
<td>500</td>
</tr>
<tr>
<td>CMRR @50Hz (dB)</td>
<td>75</td>
</tr>
<tr>
<td>PSRR (dB)</td>
<td>77</td>
</tr>
<tr>
<td>THD</td>
<td>0.057% @ 20mVpp</td>
</tr>
<tr>
<td>Current Consumption (A)</td>
<td>300n</td>
</tr>
</tbody>
</table>

**REFERENCES**


### TABLE II. PERFORMANCE OF THE ΣΔ ADC

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology (μm)</td>
<td>0.18</td>
</tr>
<tr>
<td>Voltage Supply (V)</td>
<td>1</td>
</tr>
<tr>
<td>Bandwidth (Hz)</td>
<td>20-60</td>
</tr>
<tr>
<td>Power Consumption (μW)</td>
<td>0.3</td>
</tr>
<tr>
<td>Dynamic Range (dB)</td>
<td>76</td>
</tr>
<tr>
<td>PSRR (dB)</td>
<td>77</td>
</tr>
<tr>
<td>FOM1 (%)</td>
<td>0.38</td>
</tr>
</tbody>
</table>

**REFERENCES**


