Stress analysis in 3D IC having Thermal Through Silicon Vias (TTSV)

Patel, S B and Ghosh, T and Dutta, Asudeb and Singh, Shiv Govind (2013) Stress analysis in 3D IC having Thermal Through Silicon Vias (TTSV). In: 63rd Electronic Components and Technology Conference (ECTC), 28-31 May 2013, Las Vegas, NV.

2211_raiith_ieee.pdf - Published Version

Download (574kB) | Preview


TTSV is proposed for the removal of heat from between the IC layers as these TTSVs carries heat down to the sink. However, it may generate stress in Silicon. In the present paper, thermal-stress simulation of stack consists of three IC layers bonded face up is performed using finite element modeling tools. We also analyzed the stress generated in 3D IC containing TTSV. Further we proposed a method for lower stress around the TTSV. The method proposed decreases the Von Misses Stress by a value of 40Mpa on average considering all the IC layers. Thus by achieving this, functionality of the chip becomes more reliable.

[error in script]
IITH Creators:
IITH CreatorsORCiD
Singh, Shiv Govind
Item Type: Conference or Workshop Item (Paper)
Uncontrolled Keywords: 3D IC, CNT (Carbon Nano Tube), CVD Diamond, TTSV
Subjects: Others > Engineering technology
Divisions: Department of Electrical Engineering
Depositing User: Library Staff
Date Deposited: 24 Feb 2016 05:56
Last Modified: 11 Sep 2017 09:58
Publisher URL:
Related URLs:

Actions (login required)

View Item View Item
Statistics for RAIITH ePrint 2211 Statistics for this ePrint Item