Lpscan: An Algorithm for Supply Scaling and Switching Activity Minimization during Test

Potluri, S and Adireddy, S T and Rajamanikkam, C and Balachandran, S (2013) Lpscan: An Algorithm for Supply Scaling and Switching Activity Minimization during Test. In: IEEE 31st International Conference on Computer Design, ICCD 2013, 6-9, October 2013, Asheville, NC; United States.

Full text not available from this repository. (Request a copy)

Abstract

Existing low power testing techniques either focus on reducing the switching activity neglecting supply voltage, or perform supply voltage scaling without attempting to minimize switching activity. In this paper we propose LPScan (Low Power Scan), which integrates supply scaling and switching activity reduction in a single framework to reduce test power. For a shift frequency of 125MHz, the LPScan algorithm when applied to circuits from the ISCAS, OpenCores and ITC benchmark suite, produced power savings of 80% in the best case and 50% in the average case, compared to the best known algorithm [1]

[error in script]
IITH Creators:
IITH CreatorsORCiD
Item Type: Conference or Workshop Item (Paper)
Uncontrolled Keywords: Low Power Scan; Scan Cell Reordering; Supply Scaling and Switching Activity
Subjects: Others > Electricity
Divisions: Department of Electrical Engineering
Depositing User: Team Library
Date Deposited: 27 Nov 2014 11:51
Last Modified: 27 Nov 2014 11:51
URI: http://raiith.iith.ac.in/id/eprint/1032
Publisher URL: http://dx.doi.org/10.1109/ICCD.2013.6657083
Related URLs:

Actions (login required)

View Item View Item
Statistics for RAIITH ePrint 1032 Statistics for this ePrint Item